Saturday, 5 May 2012

Properties of HDL


  Can represent design at different levels of abstraction.
   Technology independent.
   Functional verification of the design can be done
  Parameterization-enables modules properties, e.g. bus width to be defined at synthesis time.
   Design at high level of abstraction enables technology mapping.
  Maximizes design re-use.

No comments:

Post a Comment