The following are the major capabilities that the language provides along with the features that differentiate it from other hardware description languages.
The language can be used as an exchange medium between chip vendors and CAD tool users. Different chip vendors can provide Verilog descriptions of their components to system designers. CAD tool users can use it to capture the behavior of the design at a high level of abstraction for functional simulation. The language can also be used as a communication medium between different CAD and CAE tools. For example, a schematic capture program may be used to generate a Verilog description for the design, which can be used as an input to a simulation program. The language supports hierarchy; that is, a digital system can be modeled as a set of interconnected components; each component, in turn, can be modeled as a set of interconnected
components. The language supports flexible design methodologies: top-down, bottom-up, or mixed.
The language is not technology-specific, but is capable of supporting technology specific features. It can also support various hardware technologies; for example, we may define new logic typed and new components; we may also specify technology-specific attributes. By being technology-independent, the same model can be synthesized into different vendor libraries. It supports both synchronous and asynchronous timing models. Various digital modeling techniques, such as finite-state machine descriptions, Algorithmic descriptions, and Boolean equations, can be modeled using the language. The language is publicity available, human-readable, all, it and, above is not proprietary. It is an IEEE and ANSI standard; therefore, models described using this language are portable. The language supports three basic different description styles: dataflow, structural, and behavioral. A design may also be expressed in any combination of these three descriptive styles. It supports wide range of abstraction levels ranging from abstract behavioral descriptions to vary precise gate-level descriptions. It does not, however, support modeling at or below the transistor level. It allows a design to be captured at a mixed level using a single coherent language. Arbitrarily large designs can be modeled using the language, and there are no limitations on the size of a design. The language has elements that make large-scale designs modeling easier; for example, components, functions, procedure, and packages. Test benches can be written using the same language to test other Verilog models. A model can not only describe the functionality of a design, but can also contain information about the design itself in terms of user-defined attributes, such as total area and speed. A common language can be used to describe library components from different vendors. Tools that understand Verilog models will have no difficulty in reading models from a variety of vendors since the language is a standard. Behavioral models that conform to a certain synthesis descriptions style are capable of being synthesized to gate-level descriptions. The capability of defining new data types provides the power to describe and simulate a new design technique at a very high level of abstraction without any concern about the implementation details
newsletter software | bulk email solution | live chat software | email click-through rate | email list management | email format
No comments:
Post a Comment